If a test set for more complex faults than stuck-att faults is generated, higher defect coverage would be obtained . Such a test set, however, would have a large number of test vectors, and hence the test costs would go up. In this paper we propose a method to detect bridge defects with a test set initially generated for stuck-at faults in a full scan sequential circuit. The proposed method doesn't add new test vectors to the test set but modifies test vectors. Therefore there are no negative impacts on test data volume and test application time. The initial fault coverage for stuck-at faults of the test set is guaranteed with modified test vectors. In this paper we focus on detecting as many as possible non-feedback AND-type, OR-type and 4-way bridging faults, respectively. Experimental results show that the proposed method increases the defect coverage .
Introduction
In the past, it was considered that test sets for stuck-at faults could detect enough defects. However, while a test set for stuck-at faults is still necessary to detect logical faults, this test set is not sufficient to cover non-stuck-at faults. This is because behavior of defects in recent VLSIs is becoming more and more complicated than before. Consequently the goal of test pattern generation need to change in order to cover more complex fault models than stuck-at fault [1] - [6] . Defect based testing (DBT) is a test technology that addressed this issue [1]-[3] .
A possible way to detect unmodeled defects is to generate tests that detect each stuck-at fault n times [7] . This method is referred to as n-detection test. Since a stuck-at fault is activated and propagated by n different test vectors in an n-detection test set, defects on the site of the stuck-at fault are likely detected. Thus the n-detection test set has higher defect coverage. Furthermore, the method is easy to be implemented since all we have to do is to generate test vectors for single stuck-at faults. However, the number of test vectors increases in proportion to n, which leads to the increasing of test application time.
When we generate a test set assuming a more complex fault model, the test set may detect a larger number of defects than a test set for stuck-at faults does . The problem of such a way is that the test set size for the complex fault model may become larger than the one for stuck-at faults . It may be possible that test data volume would exceed the limit of tester memory as well as increase test application time if we use or add a test set targeting a complex fault model. For example, in case of bridging faults, the number of the fault is on the order of L2 for a circuit with L lines [8] , [9] . Obviously targeting all the bridging faults in ATPG is extremely expensive for today's large scale circuits.
Detection of many defects with a small size of a test set is really important to achieve higher test quality and to reduce the test cost of test application. However, it is impossible to detect all conceivable defects with a small test set. Therefore it is strongly required to concentrate detection of a small number of defects that are more realistic than others. In case of bridging faults, there are many unrealistic bridging faults, e.g. two lines are not physically close. Therefore extraction of realistic bridging faults has been proposed [2] , [10] .
Similarly, it is also important to concentrate detection of defects that are more likely to occur than others. Nowadays, information obtained from fault analysis has been fed back to testing, i.e., if we have data on type and location of defects which are likely to occur, we can concentrate detection of such defects.
Recently, methods that allow us to modify test vectors without increasing the size of a test set and without changing stuck-at fault coverage have been proposed [11] , [12] . The methods identify don't-care bits in fully specified test vectors. Then they assign logic values to don't-cares in order to satisfy some purposes such as test compression [12]-[14] or test power reduction [15] . However there is no work to assign logic values in order to detect additional bridging faults. In this paper, we propose a novel method to generate a test set that not only guarantees to detect stuck-at faults but also maximizes the detection of faults from another fault model. We can select the fault model from realistic faults extraction [2] , [10] or information on defects that likely occur in the manufacturing process. According to such information the proposed method modifies a test set generated for stuck-at faults so as to additionally detect other faults.
In this paper, we concentrate the detection of defects modeled by non-feedback AND/OR-type bridging faults or nonfeedback 4-way bridging faults [1] , [8] .
The proposed method is divided into two steps. In the first step, given a fully specified test vectors for stuck-at faults, we identify as many don't-cares as possible in the test vectors. Even though arbitrary logic values are assigned to the don't-cares, stuck-at fault coverage of the initial test set is still guaranteed. In the next step we assign logic values to don't-cares so that detection of the bridging faults is maximized. The conditions to detect a bridging fault are to detect the stuck-at fault on one of the lines in the pair of bridged lines and to set the opposite value on the other line of the bridged lines or a combination of above conditions. Since the conditions are comprised of conditions to detect a stuck-at fault, we employ a dynamic compaction technique of ATPG [16] to assign logic values to bridged lines. As a result we obtain a test set for stuck-at faults which detects many bridging faults without increasing the number of test vectors. Experimental results for ISCAS benchmark circuits show that the test sets obtained by the proposed method detect more bridging faults than the test sets initially generated for stuck-at faults. We also compare the fault coverage with n-detection test sets.
This paper is organized as follows. In Sect. 2, we review a method of test vector modification and dynamic compaction. We propose a method to improve defect coverage in Sect. 3. In Sect. 4 we describe how to improve coverage of non-feedback AND/OR-type bridging faults or non-feedback 4-way bridging faults with the proposed method. Next, we give experimental results and comparison for benchmark circuits in Sect. 5. Finally, we conclude this paper in Sect. 6. We propose a method to detect defects modeled by nonstuck-at faults in addition to stuck-at faults. At first the proposed method identify Xs in test vectors, then assign logic values to Xs in order to detect additional non-stuck-at faults. Users of the method can select the additional fault model. Since we only use Xs in test vectors for the additional fault detection in turn we don't add new test vectors, the number of faults additionally detected is limited. Therefore we concentrate a small number of faults to be detected. The faults should be realistic or likely occur. We can obtain such information from fault extraction [2] , [10] or information of fault analysis. Figure 1 shows the flow of the proposed method. Given a test set T for stuck-at faults, we first identify as many positions as possible that can be set to X in order to obtain test set T' with Xs. Before logic value assignment to Xs, we select a fault model and reduce the number of faults that we actually try to detect in the proposed method. Then we assign logic values to the Xs so as to detect targeted faults. Finally we obtain the modified test set. T".
Target Faults
When we select target faults, there are several concepts. In this section we introduce three concepts to select target faults based on fault extraction, characteristic of defects, and location.
Selection of Faults Based on Fault Extraction
Considering bridging faults, there are many unrealistic bridging faults, e.g. two lines are not physically close. In the case we can know some defects never occur, faults modeling the defects shouldn't be selected. To target only realistic faults in ATPG, methods to extract realistic bridging faults has been proposed [2] , [10] . The proposed method in this paper can concentrate such faults. 
Selection of Faults Based on Characteristic of Defects
When information obtained from fault analysis indicates that defects often occur with a particular behavior, we select fault model representing the defects such as 4-way bridging faults [1] , [8] , or X-faults [4] . The conditions to detect a stuck-at fault are also necessary conditions for detection of other logical faults. Therefore a test set for stuck-at faults already has potential to detect them.
Selection of Faults Based on Location
Recently sophisticated works of fault location have been
proposed [19] , [20] . One can use statistics of fault locations for many failed chips to determine sites that are likely to have defects. When information acquired from fault analysis does not indicate the characteristic of defects but only sites where defects likely occur, we modify the initial test set such that stuck-at faults on the suspicious sites are detected multiple times. The concept is similar to n-detection [7] , but not all faults are required to be detected n-times. Therefore we can detect fault n-times at the suspicious cites without increase of the test set size.
Detection of Non-feedback Bridging Faults
In this paper, we assume that defects which occurred in many circuits under test are bridges and that the behavior of the defects corresponds to non-feedback AND/OR-type bridging faults or 4-way bridging faults . Obviously we can't detect all bridging faults with test vector modification only , since the number of bridging faults in a circuit with L lines is O(L2). Instead, we focus on a small number of faults , and then we attempt to detect as many bridging faults as possible without increasing the number of tests generated for single stuck-at faults.
Condition of Bridging Fault Detection
Here we define conditions of detection for non-feedback AND-type bridging fault, non-feedback OR-type bridging fault, and non-feedback 4-way bridging fault . 
Logic Value Assignment for Detection of Nonfeedback Bridging Faults
After we obtain a test set including Xs, we assign logic values to Xs so as to detect non-feedback bridging faults. Since each condition of detection described in Sect. 4.1 is covered by the condition to detect a stuck-at fault, we can detectt a non-feedback AND-type, OR-type, or 4-way bridging fault using the technique of dynamic compaction [16] . In this section, to simplify the explanation we only show a method for non-feedback AND-type bridging faults. We can easily modify the method in order to detect nonfeedback OR-type or 4-way bridging fault. When we assign logic values to Xs to detect a targeted fault, there are three cases. In the following we explain how to assign logic values for each case. Case 1: In this case a stuck-at 0 fault can be detected on one of the bridging lines, and the logic value is an X on the other bridging line for same test. In order to detect the bridging Fig. 2 Logic value assignment for Case 1. fault, we assign logic values to primary inputs that satisfy the conditions to detect the bridging fault. In this case the detection of a stuck-at 0 on a bridged line is already satisfied. Therefore, we attempt to set 0 on the other line of the bridge. We show an example in Fig. 2 . Suppose that there is a nonfeedback AND-type bridging fault between lines d and e, and that we have obtained a partially specified test vector v=<a,b,c,f,g>=<0,1,x,0,x> by X-identification. We perform fault simulation with the test vector, and we find out that the stuck-at 0 fault on line d can be detected. In this case we set 0 to line e. This operation corresponds to activation of the fault site in ATPG using dynamic compaction. In order to set 0 on line e, we assign 1 to line c. Finally we obtain test vector v=<a,b,c,f,g>=<0,1,1,1,0,x> which detects the non-feedback AND-type bridging fault between lines d and e. Case 2: Suppose that a logic value on one of the bridged lines is 0, and the logic value on the other bridging line is an X. This case satisfies the condition that a logic value is 0 on one of the bridged lines. So, we assign logic values to primary inputs so as to detect the stuck-at 0 fault on the other line. An example is shown in Fig. 3 . Suppose that there is a non-feedback AND-type bridging fault between lines d and e, and that we have obtained partially specified test vector v=<a,b,c,f,g>=<1,1,x,0,x> by X-identification. We try to detect stuck-at 0 fault on line e. In order to set 1 to line e for the activation of the stuck-at 0 fault, we assign 0 to line c and we also assign 1 to line g for the propagation of the fault. As a result we obtain test vector v=<a,b,c,f,g>=<1,1,0,0,1> which detects the nonfeedback AND-type bridging fault between lines d and e. Case 3: Suppose that the logic values on both the bridged Fig. 4 Logic value assignment for Case 3 . lines are Xs. In this case, we assign logic values to primary inputs so as to detect a stuck-at 0 fault on one of the bridging lines and to set 0 on the other bridging line. An example is given in Fig. 4 . Assume that there is a nonfeedback AND-type bridging fault between lines d and e, and that we have obtained a partially specified test vector v=<a,b,c,f,g>=<x,1,x,0,0> by X-identification. We assign 0 to line a, and 1 to line c, and we can detect stuck-at 0 fault on line d and set 0 on line e. As a result we obtain test vector v=<a,b,c,f,g>=<0,1,1,0,0> which detects the non-feedback AND-type bridging fault between lines d and e.
Procedure of Logic Value Assignments
In Fig. 5 , we show the procedure to detect non-feedback AND/OR-type bridging faults with test vector modification.
After we obtain a test set T' with Xs, we first perform fault simulation for the targeted non-feedback bridging faults and collect undetected faults. After that, for each test vector t', we perform fault simulation for stuck-at faults. Then we apply three cases of logic value assignments proposed in the previous section in sequence using the results of fault simulation for stuck-at faults. After each assignment, we remove the bridging faults b f which can be detected by the assignments. Finally we obtain the modified test set T" which detects non-bridging AND/OR-type faults in addition to stuck-at faults. When we detect non-feedback 4-way bridging faults with test vector modification, the procedure of logic value assignment is basically the same as Fig . 5 . Since there are four conditions to detect a single 4-way bridging fault, multiple test vectors are required. In the procedure, we remove the bridging faults after the four conditions have been satisfied.
Experimental Results
We implemented the proposed method using C programming language on a PC (OS: FreeBSD 6.0-Release, CPU: Intel Xeon 2.0GHz, Memory 4GB), and applied to fullscan versions of ISCAS' 89 benchmark circuits. For a test set to be modified by the proposed method we used a compacted test set for single stuck-at faults [21] . Since layout information or fault analysis information was not available, we didn't select target faults as described in Sect. Table 1 Circuit information. Table 2 Experimental results for non-feedback AND-type bridging faults. Table 3 Experimental results for non-feedback OR-type bridging faults. Table 4 Experimental results for non-feedback 4-way bridging faults. 
